![A tunable, power efficient active inductor-based 20 Gb/s CTLE in SerDes for 5G applications - ScienceDirect A tunable, power efficient active inductor-based 20 Gb/s CTLE in SerDes for 5G applications - ScienceDirect](https://ars.els-cdn.com/content/image/1-s2.0-S0026269219304598-gr1.jpg)
A tunable, power efficient active inductor-based 20 Gb/s CTLE in SerDes for 5G applications - ScienceDirect
System Level Optimization for High-Speed SerDes: Background and the Road Towards Machine Learning Assisted Design Frameworks
![SerDes Design Part 5: Channel Operating Margin, a Powerful Compliance Tool - Electronic Systems Design SerDes Design Part 5: Channel Operating Margin, a Powerful Compliance Tool - Electronic Systems Design](https://blogs.sw.siemens.com/wp-content/uploads/sites/47/2018/04/Blog-Serdes-5-Img-1-520x283.png)
SerDes Design Part 5: Channel Operating Margin, a Powerful Compliance Tool - Electronic Systems Design
![Figure 3 from A 6.25Gbps Feed-forward Equalizer in 0.18μm CMOS Technology for SerDes | Semantic Scholar Figure 3 from A 6.25Gbps Feed-forward Equalizer in 0.18μm CMOS Technology for SerDes | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/d5fbf239cb327a95624ca7b1b51d44ea8615bb7e/2-Figure3-1.png)
Figure 3 from A 6.25Gbps Feed-forward Equalizer in 0.18μm CMOS Technology for SerDes | Semantic Scholar
![The technology of V-by-One® SerDes apply not only to TV application but to high-speed interfaces for communication/computer/industrial equipment as well|THine Electronics The technology of V-by-One® SerDes apply not only to TV application but to high-speed interfaces for communication/computer/industrial equipment as well|THine Electronics](https://www.thine.co.jp/files/user/202008111533_6.jpg?v=1597127615)
The technology of V-by-One® SerDes apply not only to TV application but to high-speed interfaces for communication/computer/industrial equipment as well|THine Electronics
![IBIS/AMI: Equalization in coming DDR standard | SPISim: EDA for Signal Integrity, Power Integrity and Circuit Simulation IBIS/AMI: Equalization in coming DDR standard | SPISim: EDA for Signal Integrity, Power Integrity and Circuit Simulation](http://www.spisim.com/wp-content/uploads/2018/04/DFECDR.png)
IBIS/AMI: Equalization in coming DDR standard | SPISim: EDA for Signal Integrity, Power Integrity and Circuit Simulation
![Electronics | Free Full-Text | System Level Optimization for High-Speed SerDes: Background and the Road Towards Machine Learning Assisted Design Frameworks Electronics | Free Full-Text | System Level Optimization for High-Speed SerDes: Background and the Road Towards Machine Learning Assisted Design Frameworks](https://www.mdpi.com/electronics/electronics-08-01233/article_deploy/html/images/electronics-08-01233-g001.png)
Electronics | Free Full-Text | System Level Optimization for High-Speed SerDes: Background and the Road Towards Machine Learning Assisted Design Frameworks
![Feedforward Equalizer Location Study for High-Speed Serial Systems | 2019-04-29 | Signal Integrity Journal Feedforward Equalizer Location Study for High-Speed Serial Systems | 2019-04-29 | Signal Integrity Journal](https://www.signalintegrityjournal.com/ext/resources/article-images-2019/Feedforward-Equalizer-Location-Study-for-High-Speed-Serial-Systems/Fig-10.jpg)
Feedforward Equalizer Location Study for High-Speed Serial Systems | 2019-04-29 | Signal Integrity Journal
![Figure 1 from A 70 mW 25 Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset With 40 dB of Equalization in 65 nm CMOS Technology | Semantic Scholar Figure 1 from A 70 mW 25 Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset With 40 dB of Equalization in 65 nm CMOS Technology | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/aadfc7dd3514ba32d79174bdd584bb8d0d7e26c7/1-Figure1-1.png)
Figure 1 from A 70 mW 25 Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset With 40 dB of Equalization in 65 nm CMOS Technology | Semantic Scholar
![Feedforward Equalizer Location Study for High-Speed Serial Systems | 2019-04-29 | Signal Integrity Journal Feedforward Equalizer Location Study for High-Speed Serial Systems | 2019-04-29 | Signal Integrity Journal](https://www.signalintegrityjournal.com/ext/resources/article-images-2019/Feedforward-Equalizer-Location-Study-for-High-Speed-Serial-Systems/Thumb.jpg?t=1556644267&width=696)
Feedforward Equalizer Location Study for High-Speed Serial Systems | 2019-04-29 | Signal Integrity Journal
![The technology of V-by-One® SerDes apply not only to TV application but to high-speed interfaces for communication/computer/industrial equipment as well|THine Electronics The technology of V-by-One® SerDes apply not only to TV application but to high-speed interfaces for communication/computer/industrial equipment as well|THine Electronics](https://www.thine.co.jp/files/user/202008111533_3.jpg?v=1597127615)